


VITAS Block Diagram

Project code :
91.4I501.001
PCB P/N : 07263
Revision : SC



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1 Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resister.

ICH9 Integrated pull-up
and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/ GPIO58/ CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller
Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

page 19


LANE1	LAN
LANE2	MiniCard WLAN

USB Table

page 19


USB	
Pair	Device
0	USB3
1	FREE
2	External USB3
3	FREE
4	External USB2
5	FREE
6	WLAN
7	BLUETOOTH
8	CARD_READER
9	FREE
10	CAMERA
11	FREE

SMBus




<Core Design>




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number		Rev
VITAS			SA
Date: Mondav, May 05, 2008	Sheet 2	of	48




Layout notes

Z= 55 Ohm 0.5" MAX for GTLREF







Please these inside socket cavity on L8(South side Secondary)



Please these inside socket
cavity on L8(North side Primary)



```
layout note: "1D5V_VCCA_S0"
as short as possible
```



Layout Note:
Place as close as possible to the CPU VCCA pin.

Connect to V Core


Layout Note:

VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.


Please these inside socket
cavity on L8(North side Secondary)

Please these outside socket
cavity on L8(North side Secondary)






+VCC_CORE

0128 DB




Please these outside socket
cavity on L8(South side Secondary)

Please these inside socket
cavity on L8(South side Primary)




H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5"






ISOH


<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Cantiga (1 of 6)	
Size	Document Number	Rev	SA
Date: Monday, May 05, 2008	Sheet 6	of	48











8 M_A_DQS#7[0] <<>>
8 M_A_DQ[63..0] <<>>
8 M_A_DM[7..0] <<>>
8 M_A_DQS#7[0] <<>>
8 M_A_A[14..0] <<>>

Layout Note:
Place near DM1


8 M_A_BS#2
8 M_A_BS#0
8 M_A_BS#1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistors
closely DM1, all
trace length Max=1.5"







M_A A0	102	A0
M_A A1	101	A1
M_A A2	100	A2
M_A A3	99	A3
M_A A4	98	A4
M_A A5	97	A5
M_A A6	96	A6
M_A A7	95	A7
M_A A8	94	A8
M_A A9	93	A9
M_A A10	92	A10
M_A A11	91	A11
M_A A12	90	A12
M_A A13	89	A13
M_A A14	88	A14
M_A BS#2	85	A16/BA2
M_A BS#0	107	BA0
M_A BS#1	106	BA1
M_A DQ0	5	DQ0
M_A DQ1	7	DQ1
M_A DQ2	17	DQ2
M_A DQ3	19	DQ3
M_A DQ4	4	DQ4
M_A DQ5	6	DQ5
M_A DQ6	14	DQ6
M_A DQ7	16	DQ7
M_A DQ8	23	DQ8
M_A DQ9	25	DQ9
M_A DQ10	35	DQ10
M_A DQ11	37	DQ11
M_A DQ12	20	DQ12
M_A DQ13	22	DQ13
M_A DQ14	36	DQ14
M_A DQ15	38	DQ15
M_A DQ16	43	DQ16
M_A DQ17	45	DQ17
M_A DQ18	55	DQ18
M_A DQ19	57	DQ19
M_A DQ20	44	DQ20
M_A DQ21	46	DQ21
M_A DQ22	56	DQ22
M_A DQ23	58	DQ23
M_A DQ24	61	DQ24
M_A DQ25	63	DQ25
M_A DQ26	73	DQ26
M_A DQ27	75	DQ27
M_A DQ28	62	DQ28
M_A DQ29	64	DQ29
M_A DQ30	74	DQ30
M_A DQ31	76	DQ31
M_A DQ32	123	DQ32
M_A DQ33	125	DQ33
M_A DQ34	135	DQ34
M_A DQ35	137	DQ35
M_A DQ36	124	DQ36
M_A DQ37	126	DQ37
M_A DQ38	134	DQ38
M_A DQ39	136	DQ39
M_A DQ40	141	DQ40
M_A DQ41	143	DQ41
M_A DQ42	151	DQ42
M_A DQ43	153	DQ43
M_A DQ44	140	DQ44
M_A DQ45	142	DQ45
M_A DQ46	152	DQ46
M_A DQ47	154	DQ47
M_A DQ48	157	DQ48
M_A DQ49	159	DQ49
M_A DQ50	173	DQ50
M_A DQ51	175	DQ51
M_A DQ52	158	DQ52
M_A DQ53	160	DQ53
M_A DQ54	174	DQ54
M_A DQ55	176	DQ55
M_A DQ56	178	DQ56
M_A DQ57	181	DQ57
M_A DQ58	189	DQ58
M_A DQ59	191	DQ59
M_A DQ60	180	DQ60
M_A DQ61	182	DQ61
M_A DQ62	192	DQ62
M_A DQ63	184	DQ63
M_A DQS#0	11	/DQS0
M_A DQS#1	29	/DQS1
M_A DQS#2	49	/DQS2
M_A DQS#3	68	/DQS3
M_A DQS#4	123	/DQS4
M_A DQS#5	146	/DQS5
M_A DQS#6	167	/DQS6
M_A DQS#7	186	/DQS7
M_A DQ50	13	DQ50
M_A DQ51	31	DQ51
M_A DQ52	51	DQ52
M_A DQ53	70	DQ53
M_A DQ54	131	DQ54
M_A DQ55	148	DQ55
M_A DQ56	169	DQ56
M_A DQ57	188	DQ57
M_A DQ50	114	DQ50
M_A DQ51	119	DQ51
M_A DQ52	1	DQ52
M_A DQ53	2	DQ53
M_A DQ54	201	DQ54
M_A DQ55	202	DQ55
M_A DQ56	203	DQ56
M_A DQ57	204	DQ57




DM2 use 62.10017.E11


<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title DDR2-SODIMM SLOT1</p>		
Size	Document Number	Rev
Custom	VITAS	SA
Date: Monday, May 05, 2008	Sheet 12 of 48	






Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Title			
CRT Connector			
Size A3	Document Number	Rev	
	VITAS	SA	
Date: Monday, May 05, 2008	Sheet 14	of 48	

WWW.AliSaler.Com



Title			
LCD/Inverter Connector/CAM/LED			
Size A3	Document Number		Rev
	VITAS		SA
Date: Monday, May 05, 2008	Sheet 15	of 48	




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator ICS9LPRS355**

Size	Document Number	Rev
		SA

Date: Monday, May 05, 2008 Sheet 16 of 48





integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH9-M (2 of 5)


Size	Document Number
------	-----------------

VITAS

Date: Monday, May 05, 2008

Sheet 18 of 48

Rev



USB	
Pair	Device
0	USB3
1	FREE
2	External USB3
3	FREE
4	External USB2
5	FREE
6	WLAN
7	BLUETOOTH
8	CARD READER
9	FREE
10	CAMERA
11	FREE

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 221, Taiwan, R.O.C.


ICH9-M (2 of 5)



VITAS

SA

Monday, May 05, 2008






Sheet 19 of 48










SMBUS


USB PORT




BLUETOOTH





SATA HD Connector






ODD Connector












Mini Card Connector1(802.11a/b/g)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD/HDMI CONN .Size
A3

Document Number

VITASRev
CA

Date: Monday, May 05, 2008



Sheet 26 of 48

WWW.AliSaler.Com

LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.


```
PIN A1 : GREEN
PIN A3 : ORANGE
PIN B2 : YELLOW
```



Remark:


```
Add trace width to 20mils
for RJ1 pin4, 5 and pin 7, 8.
```

Golden Finger for Debug Board



Please put near board edge.

— <> LPC_AD[0..3] 18,30



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN CONN/Debug

Size
A3

Document Number


VITAS


Rev
SA

Date: Monday, May 05, 2008

Sheet 27 of 48












Keyboard matrix (from vendor)

	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1



TouchPad Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KeyBoard-CONN

Size

Document Number






VITAS

Rev




S

Date: Monday, May 05, 2008


Sheet 31 of 48






WIRELESS SWITCH




POWER SWITCH








Adaptor in to generate DCBATOUT




BATTERY CONNECTOR





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
AD/BATT CONN				
Size	Document Number			Rev
A3	VITAS			SA
Date:	Monday, May 05, 2008		Sheet 35 of	48





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ISL6260CCRZ CPU CORE(2/2)

Size

Document Number


VITAS

Rev


SA

Date: Monday, May 05, 2008


Sheet 37 of 48



TI TPS51116 for 1D8V and 0D9V



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	SC412A +1.05VS
Size A3	Document Number
Date: Monday, May 05, 2008	Rev SA
Sheet 40	of 48

